2					Docket Number (Optional) BUR920020023	Application Number			
INFORMATION DISCLOSURE CITATION (Use several meets of mecessors)  MAY 0 6 20002					Applicant(s)		10/063,142		
					Fimothy Lehner, et al.		Group Art Unit		
					03/25/02			Group Act Cans	
U.S. PATENT DOCUMENTS									
*EXAMINER INITIAL	REF	PARTICINATION THEIMIDOG	DATE		NAME	CLASS	BUBCLASS		DATE PRIATE
- G16		5,481,484	01/02/96	Ogawa et al.				-	
		5,535,146	07/09/96	Huang et al.					
		5,652,716	07/29/97	Batters	•			<u>.                                    </u>	
		5,675,502	10/07/97	Cox					
		5,696,694	12/09/97	Khouja et al.					
		5,706,477	01/06/98	Goto		1/			
		5,757,679	05/26/98	Sawai et al.					
		5,838,947	11/17/98	Sarin				2	<u> </u>
		5,920,489	07/06/99	Dibrino et al.				<i>,</i>	
(		5,949,983	09/07/99	Baxter					`
5W		6,005,829	12/21/99	Conn		1		•	
FOREIGN PATENT DOCUMENTS									
	REF DOCUMENT NUMBER		DATE	COUNTRY		CLASS	SUBCLASS	Translation YES NO	
		·	:						
			:						
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)									
Bina Ackalloor, Dinesh Galtonde, "An Overview of Library Characterization in Semi-Custom Design" 5/97 IEEE 1998 Custom Integrated Circuits Conference, pp. 305-312									
Jerry D. Hayes and Larry Wissel, "Behav IBM Microelectronics Division					deling for Timing, Noise	, and Signal	Integrity Analys	sis"	
EXAMINE		arout kort			DATE CONSIDERED	(4/20	991		
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.									
201 or some form Arm news continuencement to ablucant.									

ATTY DOCKET NO. SERIAL NO. BUR920020023US1 10/063,142 INFORMATION DISCLOPURE CITATION
(Use severe sheets if necessary) APPLICANT(S) Timothy Lehner, et al. FILING DATE GROUP MAY 0 6 2002 03/25/02 **U.S. PATENT DOCUMENTS EXAMINER** DOCUMENT NAMED :: AR FILING DATE DATE NAME CLASS SUBCLASS INITIAL F-APPROPRIATE 6,035,115 03/07/00 Suzuki 6,080,201 06/27/00 Hojat, et al. 6,102,960 08/15/00 Berman, et al. 6,110,219 08/29/00 Jiang **FOREIGN PATENT DOCUMENTS** TRANSLATION DOCUMENT NUMBER SUBCLASS DATE COUNTRY CLASS YES NO OTHER DOCUMENTS: (Including Author, Title, Date, Pertinent Pages, Etc.) Chandrakasan et al., "Design of High-Performance Microprocessor Circuits" ISBN 0-7803-6001-X, IEEE Order No. PC5836, Chapter 16.3 pp. 338-345 Jessica Qian, et al., "Modeling the 'Effective Capacitance' for the RC Interconnect of CMOS Gates"

December 1994, Volume 13. No. 12, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems pp. 1526-1535 **EXAMINER** DATE CONSIDERED Z*OO* \*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PT -A820 (als form PTO-1449)